Soc-lm32

Aus LaborWiki
Version vom 1. September 2009, 19:34 Uhr von Martin (Diskussion | Beiträge) (Die Seite wurde neu angelegt: „== Whats this about? == '''soc-lm32''' is a complete open source "system on a chip" based upon the Lattice Mico32 32 bit RISC CPU core. The original version fro…“)
(Unterschied) ← Nächstältere Version | Aktuelle Version (Unterschied) | Nächstjüngere Version → (Unterschied)
Wechseln zu: Navigation, Suche

Whats this about?

soc-lm32 is a complete open source "system on a chip" based upon the Lattice Mico32 32 bit RISC CPU core. The original version from Lattice Semiconductor does only work on windows and is optimized for the Lattice FPGA toolchain. This version aims for cross-vendor and cross platform compatibility.

Supported Development Boards

This design runs on

Included Preipherals

The following Wishbone components are included:

  • DDR SDRAM controller (see [wiki:wb_ddr] for details)
  • SRAM controller (16bit and 32bit databus width)
  • RS232 Serial communication UART
  • Simple SPI Master
  • Dual 32 bit timer component

Getting the source

Documentation

More and better documentation is needed -- But there is the beginnings of a [soc-lm32/GettingStarted Getting Started Guide]

Compiler and Toolchain

Lattice released a patched version of the complete GNU toolchain: gcc/g++, binutils, gdb and newlib. You may want to read the instructions on how to [wiki:soc-lm32/lm32-toolchain install the crosscompiler].

Projects using soc-lm32

For example, soc-lm32 was used in:

Links