Soc-lm32: Unterschied zwischen den Versionen
Aus LaborWiki
Martin (Diskussion | Beiträge) |
|||
Zeile 30: | Zeile 30: | ||
== Documentation == | == Documentation == | ||
More and better documentation is needed -- But there is the beginnings of a [soc-lm32/GettingStarted Getting Started Guide] | More and better documentation is needed -- But there is the beginnings of a [[soc-lm32/GettingStarted | Getting Started Guide]] | ||
== Compiler and Toolchain == | == Compiler and Toolchain == |
Version vom 18. November 2009, 17:39 Uhr
Whats this about?
soc-lm32 is a complete open source "system on a chip" based upon the Lattice Mico32 32 bit RISC CPU core. The original version from Lattice Semiconductor does only work on windows and is optimized for the Lattice FPGA toolchain. This version aims for cross-vendor and cross platform compatibility.
Supported Development Boards
This design runs on
- soc-lm32/altera-de1 Altera DE-1 Board
- soc-lm32/altium-livedesign Altium Livedesign Board
- soc-lm32/xilinx-ml401 Xilinx ML401
- soc-lm32/xilinx-s3sk Xilinx Spartan3 Starter Board
- soc-lm32/xilinx-s3esk Xilinx Spartan3E Starter Kit
- soc-lm32/xilinx-xupv2p Xilinx XUP-V2P
Included Preipherals
The following Wishbone components are included:
- DDR SDRAM controller (see [wiki:wb_ddr] for details)
- SRAM controller (16bit and 32bit databus width)
- RS232 Serial communication UART
- Simple SPI Master
- Dual 32 bit timer component
Getting the source
Documentation
More and better documentation is needed -- But there is the beginnings of a Getting Started Guide
Compiler and Toolchain
Lattice released a patched version of the complete GNU toolchain: gcc/g++, binutils, gdb and newlib. You may want to read the instructions on how to soc-lm32/lm32-toolchain install the crosscompiler.
Projects using soc-lm32
For example, soc-lm32 was used in:
- Milkymist -- Stand-alone device for rendering real-time audio visualisation.
- OpenPattern Modular Routing Platform
- Farb-Borg, (Video)
- Nebel-Borg
- Spike: Fast simulator for spiking neural networks, a design for fast multiplication of sparse binary matrices